

I'm not a robot































0 ratings0% found this document useful (0 votes)334 viewsThis document provides a summary of shortcut keys in Microsoft Word 2007. It lists shortcuts for common commands like opening and saving documents, formatting text, finding and replacing tex... SaveSave MS Word 2007 Shortcut Keys For Later0%0% found this document useful, undefined Share – copy and redistribute the material in any medium or format for any purpose, even commercially. Adapt – remix, transform, and build upon the material for any purpose, even commercially. The licensor cannot revoke these freedoms as long as you follow the license terms. Attribution – You must give appropriate credit , provide a link to the license, and indicate if changes were made . You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use. ShareAlike – If you remix, transform, or build upon the material, you must distribute your contributions under the same license as the original. No additional restrictions – You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits. You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation . No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material. 64-bit extension of the ARM architecture ARM AArch64 (64-bit)Introduced2011; 14 years ago (2011)VersionARMv8-R, ARMv8-A, ARMv8.1-A, ARMv8.2-A, ARMv8.3-A, ARMv8.4-A, ARMv8.5-A, ARMv8.6-A, ARMv8.7-A, ARMv8.8-A, ARMv8.9-A, ARMv9.0-A, ARMv9.1-A, ARMv9.2-A, ARMv9.3-A, ARMv9.4-A, ARMv9.5-A, ARMv9.6-AEncodingArch64/A64 and AArch32/A32 use 32-bit instructions, AArch32/T32 (Thumb-2) uses mixed 16- and 32-bit instructions[1]EndiannessBi (little as default)ExtensionsSVE, SVE2, SME, AES, SM3, SM4, CRC32, RNDR, TME, All mandatory: Thumb-2, Neon, VFPv4-D16, VFPv4; obsolete: JazelleRegistersGeneral-purpose31 × 64-bit integer registers[1]Floating-point32 × 128-bit registers[1] for scalar 32- and 64-bit FP or SIMD FP or integer; or cryptography AArch64 or ARM64 is the 64-bit Execution state of the ARM architecture family. It was first introduced with the Armv8-A architecture, and has had many extension updates.[2] An Execution state, in ARMv8-A, ARMv8-R, and ARMv9-A, defines the number of bits in the primary processor registers, the available instruction sets, and other aspects of the processor's execution environment. In those versions of the Arm architecture, there are two Execution states, the 64-bit AArch64 Execution state and the 32-bit AArch32 Execution state.[3] 64-bit: Execution state: AArch64. Instruction sets: A64, 32-bit: Execution state: AArch32. Instruction sets: A32 + T32. Example: ARMv8-R, Cortex-A32.[4] New instruction set, A64: Has 31 general-purpose 64-bit registers. Has dedicated zero or stack pointer (SP) register (depending on instruction). The program counter (PC) is no longer directly accessible as a register. Instructions are still 32 bits long and mostly the same as A32 (with LDM/STM instructions and most conditional execution dropped). Has paired loads/stores (in place of LDM/STM). No predication for most instructions (except branches). Most instructions can take 32-bit or 64-bit arguments. Addresses assumed to be 64-bit. Advanced SIMD (Neon) enhanced: Has 32 × 128-bit registers (up from 16), also accessible via VFPv4. Supports double-precision floating-point format. Fully IEEE 754 compliant. AES encrypt/decrypt and SHA-1/SHA-2 hashing instructions also use these registers. A new instruction system: Fewer banked registers and modes. Memory translation from 48-bit virtual addresses based on the existing Large Physical Address Extension (LPAE), which was designed to be easily extended to 64-bit. Extension: Data gathering hint (ARMv8.0-DGH). AArch64 was introduced in ARMv8-A and is included in subsequent versions of ARMv8-A, and in all versions of ARMv9-A. It was also introduced in ARMv8-R as an option, after its introduction in ARMv8-A. The main opcode for selecting which group an A64 instruction belongs to is at bits 25–28. A64 instruction formats Type Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved 0 op0 0 0 0 0 op1 SME 1 op0 0 0 0 0 Varies Unallocated 0 0 0 1 SVE 0 0 1 0 Varies Unallocated 0 0 1 1 Data Processing – Immediate PC-rel. op immlo 1 0 0 0 0 immhi Rd Data Processing – Immediate Others of 1 0 0 0 01–11 Rd Branches + System Instructions op0 1 0 1 op1 op2 Load and Store Instructions op0 1 op1 0 op2 op3 op4 Data Processing – Register-rt op0 op1 1 0 1 0 op2 op3 Data Processing – Floating Point and SIMD op0 1 1 1 op1 op2 op3 See also: Comparison of ARMv8-A processors ARMv8-A platform with Cortex-A57/A53 MPCore Big.LITTLE CPU chip Announced in October 2011.[5] ARMv8-A represents a fundamental change to the ARM architecture. It adds an optional 64-bit Execution state, named "AArch64", and the associated new "A64" instruction set, in addition to a 32-bit Execution state, "AArch32", supporting the 32-bit "A32" (original 32-bit Arm) and "T32" (Thumb/Thumb-2) instruction sets. The latter instruction sets provide user-space compatibility with the existing 32-bit ARMv7-A architecture. ARMv8-A allows 32-bit applications to be executed in a 64-bit OS, and a 32-bit OS to be under the control of a 64-bit hypervisor.[1] ARM announced their Cortex-A53 and Cortex-A57 cores on 30 October 2012.[6] Apple was the first to release an ARMv8-A compatible core (Cyclone) in a consumer product (iPhone 5S). AppliedMicro, using an FPGA, was the first to demo ARMv8-A.[7] The first ARMv8-A SoC from Samsung is the Exynos 5433 used in the Galaxy Note 4, which features two clusters of four Cortex-A57 and Cortex-A53 cores in a big.LITTLE configuration; but it will run only in AArch32 mode.[8] ARMv8-A includes the VFPv3/v4 and advanced SIMD (Neon) as standard features in both AArch32 and AArch64. It also adds cryptography instructions supporting AES, SHA-1/SHA-256 and finite field arithmetic.[9] An ARMv8-A processor can support one or both of AArch32 and AArch64; it may support AArch32 and AArch64 at lower Exception levels and only AArch64 at higher Exception levels.[10] For example, the ARM Cortex-A32 supports only AArch32,[11] the ARM Cortex-A34 supports only AArch64,[12] and the ARM Cortex-A72 supports both AArch64 and AArch32.[13] An ARMv9-A processor must support AArch64 at all Exception levels, and may support AArch32 at EL0.[10] In December 2014, ARMv8.1-A,[14] an update with "[10] incremental benefits over v8.0", was announced. The enhancements fell into two categories: changes to the instruction set, and changes to the exception model and memory translation. Instruction set enhancements included the following: A set of AArch64 atomic read-write instructions. Additions to the Advanced SIMD instruction set for both AArch32 and AArch64 to enable opportunities for some library optimizations: Signed Saturating Rounding Doubling Multiply Accumulate, Returning High Half, Signed Saturating Rounding Doubling Multiply Subtract, Returning High Half. The instructions are added in vector and scalar forms. A set of AArch64 load and store instructions that can provide memory access order that is limited to configurable address regions. The optional CRC instructions in v8.0 become a requirement in ARMv8.1. Enhancements for the exception model and memory translation system included the following: A new Privileged Access Never (PAN) state bit provides control that prevents privileged access to user data unless explicitly enabled. An increased VMID range for virtualization; supports a larger number of virtual machines. Optional support for hardware update of the page table access flag, and the standardization of an optional, hardware updated, dirty bit mechanism. The Virtualization Host Extensions (VHE). These enhancements improve the performance of Type 2 hypervisors by reducing the software overhead associated when transitioning between the Host and Guest operating systems. The extensions allow the Host OS to execute at EL2, as opposed to EL1, without substantial modification.[15] A mechanism to free up some translation table bits for operating system use, where the hardware support is not needed by the OS. Top byte ignore for memory tagging.[16] ARMv8.2-A was announced in January 2016.[17] Its enhancements fall into two categories: Optional half-precision floating-point data processing (half-precision was already supported, but not for processing, just as a storage format). Memory model enhancements. Introduction of Reliability, Availability and Serviceability Extension (RAS Extension). Introduction of statistical profiling. The Scalable Vector Extension (SVE) is "an optional extension to the ARMv8.2-A architecture and newer" developed specifically for vectorization of high-performance computing scientific workloads.[18][19] The specification allows for variable vector lengths to be implemented from 128 to 2048 bits. The extension is complementary to, and does not replace, the NEON extensions. A 512-bit SVE variant has already been implemented on the Fugaku supercomputer using the Fujitsu A64FX ARM processor; this computer[20] was the fastest supercomputer in the world for two years, from June 2020[21] to May 2021.[22] A more flexible version, 2x256 SVE, was implemented by the AWS Graviton3 ARM processor. SVE is supported by GCC, with GCC 8 supporting automatic vectorization[19] and GCC 10 supporting C intrinsics. As of July 2020[update], LLVM and clang support C and IR intrinsics. ARM's own fork of LLVM supports auto-vectorization.[23] In October 2016, ARMv8.3-A was announced. Its enhancements fell into six categories:[24] Pointer authentication (PAC)[25][26] (AArch64 only), mandatory extension (based on a new block cipher, QARMv8[27]) to the architecture (compilers need to exploit the security feature, but as the instructions are in NOP space, they are backwards compatible albeit providing no extra security on older chips). Nested virtualization (AArch64 only). Advanced SIMD complex number support (AArch64 and AArch32); e.g. rotations by multiples of 90 degrees. New FICVTZS (Floating-point JavaScript Convert to Signed fixed-point, rounding toward Zero) instruction.[28] A change to the memory consistency model (AArch64 only); to support the (non-default) weaker RCpc (Release Consistent processor consistent) model of C++11/C11 (the default C++11/C11 consistency model was already supported in previous ARMv8). ID mechanism support for larger system-visible caches (AArch64 and AArch32). ARMv8.3-A architecture is now supported by (at least) the GCC 7 compiler.[29] In November 2017, ARMv8.4-A was announced. Its enhancements fell into these categories:[30][31][32] "SHA3 / SHA512 / SM3 / SM4 crypto extensions." I.e. optional instructions. Improved virtualization support.[33] Memory Partitioning and Monitoring (MPAM) capabilities. A new Secure EL2 state and Activity Monitors. Signed and unsigned integer dot product (SDOT and UDOT) instructions. In September 2018, ARMv8.5-A was announced. Its enhancements fell into these categories:[34][35][36] Memory Tagging Extension (MTE) (AArch64).[37] Branch Target Indicators (BTI) (AArch64) to reduce "the ability of an attacker to execute arbitrary code". Like pointer authentication, the relevant instructions are no-ops on earlier versions of ARMv8-A. Random Number Generator instructions - "providing Deterministic and True Random Numbers conforming to various National and International Standards". On 2 August 2019, Google announced Android would adopt Memory Tagging Extension (MTE).[38] In March 2021, ARMv9-A was announced. ARMv9-A's base set is all the features from ARMv8.5.[39][40][41] ARMv9-A also adds: Scalable Vector Extension 2 (SVE2). SVE2 builds on SVE's scalable vectorization for increased fine-grain Data Level Parallelism (DLP), to allow more work done per instruction. SVE2 aims to bring these benefits to a wider range of optional 64-bit Execution state, named "AArch64", and the associated new "A64" instruction set, in addition to a 32-bit Execution state, "AArch32", supporting the 32-bit "A32" (original 32-bit Arm) and "T32" (Thumb/Thumb-2) instruction sets. The latter instruction sets provide user-space compatibility with the existing 32-bit ARMv7-A architecture. ARMv8-A allows 32-bit applications to be executed in a 64-bit OS, and a 32-bit OS to be under the control of a 64-bit hypervisor.[1] ARM announced their Cortex-A53 and Cortex-A57 cores on 30 October 2012.[6] Apple was the first to release an ARMv8-A compatible core (Cyclone) in a consumer product (iPhone 5S). AppliedMicro, using an FPGA, was the first to demo ARMv8-A.[7] The first ARMv8-A SoC from Samsung is the Exynos 5433 used in the Galaxy Note 4, which features two clusters of four Cortex-A57 and Cortex-A53 cores in a big.LITTLE configuration; but it will run only in AArch32 mode.[8] ARMv8-A includes the VFPv3/v4 and advanced SIMD (Neon) as standard features in both AArch32 and AArch64. It also adds cryptography instructions supporting AES, SHA-1/SHA-256 and finite field arithmetic.[9] An ARMv8-A processor can support one or both of AArch32 and AArch64; it may support AArch32 and AArch64 at lower Exception levels and only AArch64 at higher Exception levels.[10] For example, the ARM Cortex-A32 supports only AArch32,[11] the ARM Cortex-A34 supports only AArch64,[12] and the ARM Cortex-A72 supports both AArch64 and AArch32.[13] An ARMv9-A processor must support AArch64 at all Exception levels, and may support AArch32 at EL0.[10] In December 2014, ARMv8.1-A,[14] an update with "[10] incremental benefits over v8.0", was announced. The enhancements fell into two categories: changes to the instruction set, and changes to the exception model and memory translation. Instruction set enhancements included the following: A set of AArch64 atomic read-write instructions. Additions to the Advanced SIMD instruction set for both AArch32 and AArch64 to enable opportunities for some library optimizations: Signed Saturating Rounding Doubling Multiply Accumulate, Returning High Half, Signed Saturating Rounding Doubling Multiply Subtract, Returning High Half. The instructions are added in vector and scalar forms. A set of AArch64 load and store instructions that can provide memory access order that is limited to configurable address regions. The optional CRC instructions in v8.0 become a requirement in ARMv8.1. Enhancements for the exception model and memory translation system included the following: A new Privileged Access Never (PAN) state bit provides control that prevents privileged access to user data unless explicitly enabled. An increased VMID range for virtualization; supports a larger number of virtual machines. Optional support for hardware update of the page table access flag, and the standardization of an optional, hardware updated, dirty bit mechanism. The Virtualization Host Extensions (VHE). These enhancements improve the performance of Type 2 hypervisors by reducing the software overhead associated when transitioning between the Host and Guest operating systems. The extensions allow the Host OS to execute at EL2, as opposed to EL1, without substantial modification.[15] A mechanism to free up some translation table bits for operating system use, where the hardware support is not needed by the OS. Top byte ignore for memory tagging.[16] ARMv8.2-A was announced in January 2016.[17] Its enhancements fall into two categories: Optional half-precision floating-point data processing (half-precision was already supported, but not for processing, just as a storage format). Memory model enhancements. Introduction of Reliability, Availability and Serviceability Extension (RAS Extension). Introduction of statistical profiling. The Scalable Vector Extension (SVE) is "an optional extension to the ARMv8.2-A architecture and newer" developed specifically for vectorization of high-performance computing scientific workloads.[18][19] The specification allows for variable vector lengths to be implemented from 128 to 2048 bits. The extension is complementary to, and does not replace, the NEON extensions. A 512-bit SVE variant has already been implemented on the Fugaku supercomputer using the Fujitsu A64FX ARM processor; this computer[20] was the fastest supercomputer in the world for two years, from June 2020[21] to May 2021.[22] A more flexible version, 2x256 SVE, was implemented by the AWS Graviton3 ARM processor. SVE is supported by GCC, with GCC 8 supporting automatic vectorization[19] and GCC 10 supporting C intrinsics. As of July 2020[update], LLVM and clang support C and IR intrinsics. ARM's own fork of LLVM supports auto-vectorization.[23] In October 2016, ARMv8.3-A was announced. Its enhancements fell into six categories:[24] Pointer authentication (PAC)[25][26] (AArch64 only), mandatory extension (based on a new block cipher, QARMv8[27]) to the architecture (compilers need to exploit the security feature, but as the instructions are in NOP space, they are backwards compatible albeit providing no extra security on older chips). Nested virtualization (AArch64 only). Advanced SIMD complex number support (AArch64 and AArch32); e.g. rotations by multiples of 90 degrees. New FICVTZS (Floating-point JavaScript Convert to Signed fixed-point, rounding toward Zero) instruction.[28] A change to the memory consistency model (AArch64 only); to support the (non-default) weaker RCpc (Release Consistent processor consistent) model of C++11/C11 (the default C++11/C11 consistency model was already supported in previous ARMv8). ID mechanism support for larger system-visible caches (AArch64 and AArch32). ARMv8.3-A architecture is now supported by (at least) the GCC 7 compiler.[29] In November 2017, ARMv8.4-A was announced. Its enhancements fell into these categories:[30][31][32] "SHA3 / SHA512 / SM3 / SM4 crypto extensions." I.e. optional instructions. Improved virtualization support.[33] Memory Partitioning and Monitoring (MPAM) capabilities. A new Secure EL2 state and Activity Monitors. Signed and unsigned integer dot product (SDOT and UDOT) instructions. In September 2018, ARMv8.5-A was announced. Its enhancements fell into these categories:[34][35][36] Memory Tagging Extension (MTE) (AArch64).[37] Branch Target Indicators (BTI) (AArch64) to reduce "the ability of an attacker to execute arbitrary code". Like pointer authentication, the relevant instructions are no-ops on earlier versions of ARMv8-A. Random Number Generator instructions - "providing Deterministic and True Random Numbers conforming to various National and International Standards". On 2 August 2019, Google announced Android would adopt Memory Tagging Extension (MTE).[38] In March 2021, ARMv9-A was announced. ARMv9-A's base set is all the features from ARMv8.5.[39][40][41] ARMv9-A also adds: Scalable Vector Extension 2 (SVE2). SVE2 builds on SVE's scalable vectorization for increased fine-grain Data Level Parallelism (DLP), to allow more work done per instruction. SVE2 aims to bring these benefits to a wider range of optional 64-bit Execution state, named "AArch64", and the associated new "A64" instruction set, in addition to a 32-bit Execution state, "AArch32", supporting the 32-bit "A32" (original 32-bit Arm) and "T32" (Thumb/Thumb-2) instruction sets. The latter instruction sets provide user-space compatibility with the existing 32-bit ARMv7-A architecture. ARMv8-A allows 32-bit applications to be executed in a 64-bit OS, and a 32-bit OS to be under the control of a 64-bit hypervisor.[1] ARM announced their Cortex-A53 and Cortex-A57 cores on 30 October 2012.[6] Apple was the first to release an ARMv8-A compatible core (Cyclone) in a consumer product (iPhone 5S). AppliedMicro, using an FPGA, was the first to demo ARMv8-A.[7] The first ARMv8-A SoC from Samsung is the Exynos 5433 used in the Galaxy Note 4, which features two clusters of four Cortex-A57 and Cortex-A53 cores in a big.LITTLE configuration; but it will run only in AArch32 mode.[8] ARMv8-A includes the VFPv3/v4 and advanced SIMD (Neon) as standard features in both AArch32 and AArch64. It also adds cryptography instructions supporting AES, SHA-1/SHA-256 and finite field arithmetic.[9] An ARMv8-A processor can support one or both of AArch32 and AArch64; it may support AArch32 and AArch64 at lower Exception levels and only AArch64 at higher Exception levels.[10] For example, the ARM Cortex-A32 supports only AArch32,[11] the ARM Cortex-A34 supports only AArch64,[12] and the ARM Cortex-A72 supports both AArch64 and AArch32.[13] An ARMv9-A processor must support AArch64 at all Exception levels, and may support AArch32 at EL0.[10] In December 2014, ARMv8.1-A,[14] an update with "[10] incremental benefits over v8.0", was announced. The enhancements fell into two categories: changes to the instruction set, and changes to the exception model and memory translation. Instruction set enhancements included the following: A set of AArch64 atomic read-write instructions. Additions to the Advanced SIMD instruction set for both AArch32 and AArch64 to enable opportunities for some library optimizations: Signed Saturating Rounding Doubling Multiply Accumulate, Returning High Half, Signed Saturating Rounding Doubling Multiply Subtract, Returning High Half. The instructions are added in vector and scalar forms. A set of AArch64 load and store instructions that can provide memory access order that is limited to configurable address regions. The optional CRC instructions in v8.0 become a requirement in ARMv8.1. Enhancements for the exception model and memory translation system included the following: A new Privileged Access Never (PAN) state bit provides control that prevents privileged access to user data unless explicitly enabled. An increased VMID range for virtualization; supports a larger number of virtual machines. Optional support for hardware update of the page table access flag, and the standardization of an optional, hardware updated, dirty bit mechanism. The Virtualization Host Extensions (VHE). These enhancements improve the performance of Type 2 hypervisors by reducing the software overhead associated when transitioning between the Host and Guest operating systems. The extensions allow the Host OS to execute at EL2, as opposed to EL1, without substantial modification.[15] A mechanism to free up some translation table bits for operating system use, where the hardware support is not needed by the OS. Top byte ignore for memory tagging.[16] ARMv8.2-A was announced in January 2016.[17] Its enhancements fall into two categories: Optional half-precision floating-point data processing (half-precision was already supported, but not for processing, just as a storage format). Memory model enhancements. Introduction of Reliability, Availability and Serviceability Extension (RAS Extension). Introduction of statistical profiling. The Scalable Vector Extension (SVE) is "an optional extension to the ARMv8.2-A architecture and newer" developed specifically for vectorization of high-performance computing scientific workloads.[18][19] The specification allows for variable vector lengths to be implemented from 128 to 2048 bits. The extension is complementary to, and does not replace, the NEON extensions. A 512-bit SVE variant has already been implemented on the Fugaku supercomputer using the Fujitsu A64FX ARM processor; this computer[20] was the fastest supercomputer in the world for two years, from June 2020[21] to May 2021.[22] A more flexible version, 2x256 SVE, was implemented by the AWS Graviton3 ARM processor. SVE is supported by GCC, with GCC 8 supporting automatic vectorization[19] and GCC 10 supporting C intrinsics. As of July 2020[update], LLVM and clang support C and IR intrinsics. ARM's own fork of LLVM supports auto-vectorization.[23] In October 2016, ARMv8.3-A was announced. Its enhancements fell into six categories:[24] Pointer authentication (PAC)[25][26] (AArch64 only), mandatory extension (based on a new block cipher, QARMv8[27]) to the architecture (compilers need to exploit the security feature, but as the instructions are in NOP space, they are backwards compatible albeit providing no extra security on older chips). Nested virtualization (AArch64 only). Advanced SIMD complex number support (AArch64 and AArch32); e.g. rotations by multiples of 90 degrees. New FICVTZS (Floating-point JavaScript Convert to Signed fixed-point, rounding toward Zero) instruction.[28] A change to the memory consistency model (AArch64 only); to support the (non-default) weaker RCpc (Release Consistent processor consistent) model of C++11/C11 (the default C++11/C11 consistency model was already supported in previous ARMv8). ID mechanism support for larger system-visible caches (AArch64 and AArch32). ARMv8.3-A architecture is now supported by (at least) the GCC 7 compiler.[29] In November 2017, ARMv8.4-A was announced. Its enhancements fell into these categories:[30][31][32] "SHA3 / SHA512 / SM3 / SM4 crypto extensions." I.e. optional instructions. Improved virtualization support.[33] Memory Partitioning and Monitoring (MPAM) capabilities. A new Secure EL2 state and Activity Monitors. Signed and unsigned integer dot product (SDOT and UDOT) instructions. In September 2018, ARMv8.5-A was announced. Its enhancements fell into these categories:[34][35][36] Memory Tagging Extension (MTE) (AArch64).[37] Branch Target Indicators (BTI) (AArch64) to reduce "the ability of an attacker to execute arbitrary code". Like pointer authentication, the relevant instructions are no-ops on earlier versions of ARMv8-A. Random Number Generator instructions - "providing Deterministic and True Random Numbers conforming to various National and International Standards". On 2 August 2019, Google announced Android would adopt Memory Tagging Extension (MTE).[38] In March 2021, ARMv9-A was announced. ARMv9-A's base set is all the features from ARMv8.5.[39][40][41] ARMv9-A also adds: Scalable Vector Extension 2 (SVE2). SVE2 builds on SVE's scalable vectorization for increased fine-grain Data Level Parallelism (DLP), to allow more work done per instruction. SVE2 aims to bring these benefits to a wider range of optional 64-bit Execution state, named "AArch64", and the associated new "A64" instruction set, in addition to a 32-bit Execution state, "AArch32", supporting the 32-bit "A32" (original 32-bit Arm) and "T32" (Thumb/Thumb-2) instruction sets. The latter instruction sets provide user-space compatibility with the existing 32-bit ARMv7-A architecture. ARMv8-A allows 32-bit applications to be executed in a 64-bit OS, and a 32-bit OS to be under the control of a 64-bit hypervisor.[1] ARM announced their Cortex-A53 and Cortex-A57 cores on 30 October 2012.[6] Apple was the first to release an ARMv8-A compatible core (Cyclone) in a consumer product (iPhone 5S). AppliedMicro, using an FPGA, was the first to demo ARMv8-A.[7] The first ARMv8-A SoC from Samsung is the Exynos 5433 used in the Galaxy Note 4, which features two clusters of four Cortex-A57 and Cortex-A53 cores in a big.LITTLE configuration; but it will run only in AArch32 mode.[8] ARMv8-A includes the VFPv3/v4 and advanced SIMD (Neon) as standard features in both AArch32 and AArch64. It also adds cryptography instructions supporting AES, SHA-1/SHA-256 and finite field arithmetic.[9] An ARMv8-A processor can support one or both of AArch32 and AArch64; it may support AArch32 and AArch64 at lower Exception levels and only AArch64 at higher Exception levels.[10] For example, the ARM Cortex-A32 supports only AArch32,[11] the ARM Cortex-A34 supports only AArch64,[12] and the ARM Cortex-A72 supports both AArch64 and AArch32.[13] An ARMv9-A processor must support AArch64 at all Exception levels, and may support AArch32 at EL0.[10] In December 2014, ARMv8.1-A,[14] an update with "[10] incremental benefits over v8.0", was announced. The enhancements fell into two categories: changes to the instruction set, and changes to the exception model and memory translation. Instruction set enhancements included the following: A set of AArch64 atomic read-write instructions. Additions to the Advanced SIMD instruction set for both AArch32 and AArch64 to enable opportunities for some library optimizations: Signed Saturating Rounding Doubling Multiply Accumulate, Returning High Half, Signed Saturating Rounding Doubling Multiply Subtract, Returning High Half. The instructions are added in vector and scalar forms. A set of AArch64 load and store instructions that can provide memory access order that is limited to configurable address regions. The optional CRC instructions in v8.0 become a requirement in ARMv8.1. Enhancements for the exception model and memory translation system included the following: A new Privileged Access Never (PAN) state bit provides control that prevents privileged access to user data unless explicitly enabled. An increased VMID range for virtualization; supports a larger number of virtual machines. Optional support for hardware update of the page table access flag, and the standardization of an optional, hardware updated, dirty bit mechanism. The Virtualization Host Extensions (VHE). These enhancements improve the performance of Type 2 hypervisors by reducing the software overhead associated when transitioning between the Host and Guest operating systems. The extensions allow the Host OS to execute at EL2, as opposed to EL1, without substantial modification.[15] A mechanism to free up some translation table bits for operating system use, where the hardware support is not needed by the OS. Top byte ignore for memory tagging.[16] ARMv8.2-A was announced in January 2016.[17] Its enhancements fall into two categories: Optional half-precision floating-point data processing (half-precision was already supported, but not for processing, just as a storage format). Memory model enhancements. Introduction of Reliability, Availability and Serviceability Extension (RAS Extension). Introduction of statistical profiling. The Scalable Vector Extension (SVE) is "an optional extension to the ARMv8.2-A architecture and newer" developed specifically for vectorization of high-performance computing scientific workloads.[18][19] The specification allows for variable vector lengths to be implemented from 128 to 2048 bits. The extension is complementary to, and does not replace, the NEON extensions. A 512-bit SVE variant has already been implemented on the Fugaku supercomputer using the Fujitsu A64FX ARM processor; this computer[20] was the fastest supercomputer in the world for two years, from June 2020[21] to May 2021.[22] A more flexible version, 2x256 SVE, was implemented by the AWS Graviton3 ARM processor. SVE is supported by GCC, with GCC 8 supporting automatic vectorization[19] and GCC 10 supporting C intrinsics. As of July 2020[update], LLVM and clang support C and IR intrinsics. ARM's own fork of LLVM supports auto-vectorization.[23] In October 2016, ARMv8.3-A was announced. Its enhancements fell into six categories:[24] Pointer authentication (PAC)[25][26] (AArch64 only), mandatory extension (based on a new block cipher, QARMv8[27]) to the architecture (compilers need to exploit the security feature, but as the instructions are in NOP space, they are backwards compatible albeit providing no extra security on older chips). Nested virtualization (AArch64 only). Advanced SIMD complex number support (AArch64 and AArch32); e.g. rotations by multiples of 90 degrees. New FICVTZS (Floating-point JavaScript Convert to Signed fixed-point, rounding toward Zero) instruction.[28] A change to the memory consistency model (AArch64 only); to support the (non-default) weaker RCpc (Release Consistent processor consistent) model of C++11/C11 (the default C++11/C11 consistency model was already supported in previous ARMv8). ID mechanism support for larger system-visible caches (AArch64 and AArch32). ARMv8.3-A architecture is now supported by (at least) the GCC 7 compiler.[29] In November 2017, ARMv8.4-A was announced. Its enhancements fell into these categories:[30][31][32] "SHA3 / SHA512 / SM3 / SM4 crypto extensions." I.e. optional instructions. Improved virtualization support.[33] Memory Partitioning and Monitoring (MPAM) capabilities. A new Secure EL2 state and Activity Monitors. Signed and unsigned integer dot product (SDOT and UDOT) instructions. In September 2018, ARMv8.5-A was announced. Its enhancements fell into these categories:[34][35][36] Memory Tagging Extension (MTE) (AArch64).[37] Branch Target Indicators (BTI) (AArch64) to reduce "the ability of an attacker to execute arbitrary code". Like pointer authentication, the relevant instructions are no-ops on earlier versions of ARMv8-A. Random Number Generator instructions - "providing Deterministic and True Random Numbers conforming to various National and International Standards". On 2 August 2019, Google announced Android would adopt Memory Tagging Extension (MTE).[38] In March 2021, ARMv9-A was announced. ARMv9-A's base set is all the features from ARMv8.5.[39][40][41] ARMv9-A also adds: Scalable Vector Extension 2 (SVE2). SVE2 builds on SVE's scalable vectorization for increased fine-grain Data Level Parallelism (DLP), to allow more work done per instruction. SVE2 aims to bring these benefits to a wider range of optional 64-bit Execution state, named "AArch64", and the associated new "A64" instruction set, in addition to a 32-bit Execution state, "AArch32", supporting the 32-bit "A32" (original 32-bit Arm) and "T32" (Thumb/Thumb-2) instruction sets. The latter instruction sets provide user-space compatibility with the existing 32-bit ARMv7-A architecture. ARMv8-A allows 32-bit applications to be executed in a 64-bit OS, and a 32-bit OS to be under the control of a 64-bit hypervisor.[1] ARM announced their Cortex-A53 and Cortex-A57 cores on 30 October 2012.[6] Apple was the first to release an ARMv8-A compatible core (Cyclone) in a consumer product (iPhone 5S). AppliedMicro, using an FPGA, was the first to demo ARMv8-A.[7] The first ARMv8-A SoC from Samsung is the Exynos 5433 used in the Galaxy Note 4, which features two clusters of four Cortex-A57 and Cortex-A53 cores in a big.LITTLE configuration; but it will run only in AArch32 mode.[8] ARMv8-A includes the VFPv3/v4 and advanced SIMD (Neon) as standard features in both AArch32 and AArch64. It also adds cryptography instructions supporting AES, SHA-1/SHA-256 and finite field arithmetic.[9] An ARMv8-A processor can support one or both of AArch32 and AArch64; it may support AArch32 and AArch64 at lower Exception levels and only AArch64 at higher Exception levels.[10] For example, the ARM Cortex-A32 supports only AArch32,[11] the ARM Cortex-A34 supports only AArch64,[12] and the ARM Cortex-A72 supports both AArch64 and AArch32.[13] An ARMv9-A processor must support AArch64 at all Exception levels, and may support AArch32 at EL0.[10] In December 2014, ARMv8.1-A,[14] an update with "[10] incremental benefits over v8.0", was announced. The enhancements fell into two categories: changes to the instruction set, and changes to the exception model and memory translation. Instruction set enhancements included the following: A set of AArch64 atomic read-write instructions. Additions to the Advanced SIMD instruction set for both AArch32 and AArch64 to enable opportunities for some library optimizations: Signed Saturating Rounding Doubling Multiply Accumulate, Returning High Half, Signed Saturating Rounding Doubling Multiply Subtract, Returning High Half. The instructions are added in vector and scalar forms. A set of AArch64 load and store instructions that can provide memory access order that is limited to configurable address regions. The optional CRC instructions in v8.0 become a requirement in ARMv8.1. Enhancements for the exception model and memory translation system included the following: A new Privileged Access Never (PAN) state bit provides control that prevents privileged access to user data unless explicitly enabled. An increased VMID range for virtualization; supports a larger number of virtual machines. Optional support for hardware update of the page table access flag, and the standardization of an optional, hardware updated, dirty bit mechanism. The Virtualization Host Extensions (VHE). These enhancements improve the performance of Type 2 hypervisors by reducing the software overhead associated when transitioning between the Host and Guest operating systems. The extensions allow the Host OS to execute at EL2, as opposed to EL1, without substantial modification.[15] A mechanism to free up some translation table bits for operating system use, where the hardware support is not needed by the OS. Top byte ignore for memory tagging.[16] ARMv8.2-A was announced in January 2016.[17] Its enhancements fall into two categories: Optional half-precision floating-point data processing (half-precision was already supported, but not for processing, just as a storage format). Memory model enhancements. Introduction of Reliability, Availability and Serviceability Extension (RAS Extension). Introduction of statistical profiling. The Scalable Vector Extension (SVE) is "an optional extension to the ARMv8.2-A architecture and newer" developed specifically for vectorization of high-performance computing scientific workloads.[18][19] The specification allows for variable vector lengths to be implemented from 128 to 2048 bits. The extension is complementary to, and does not replace, the NEON extensions. A 512-bit SVE variant has already been implemented on the Fugaku supercomputer using the Fujitsu A64FX ARM processor; this computer[20] was the fastest supercomputer in the world for two years, from June 2020[21] to May 2021.[22] A more flexible version, 2x256 SVE, was implemented by the AWS Graviton3 ARM processor. SVE is supported by GCC, with GCC 8 supporting automatic vectorization[19] and GCC 10 supporting C intrinsics. As of July 2020[update], LLVM and clang support C and IR intrinsics. ARM's own fork of LLVM supports auto-vectorization.[23] In October 2016, ARMv8.3-A was announced. Its enhancements fell into six categories:[24] Pointer authentication (PAC)[25][26] (AArch64 only), mandatory extension (based on a new block cipher, QARMv8[27]) to the architecture (compilers need to exploit the security feature, but as the instructions are in NOP space, they are backwards compatible albeit providing no extra security on older chips). Nested virtualization (AArch64 only). Advanced SIMD complex number support (AArch64 and AArch32); e.g. rotations by multiples of 90 degrees. New FICVTZS (Floating-point JavaScript Convert to Signed fixed-point, rounding toward Zero) instruction.[28] A change to the memory consistency model (AArch64 only); to support the (non-default) weaker RCpc (Release Consistent processor consistent) model of C++11/C11 (the default C++11/C11 consistency model was already supported in previous ARMv8). ID mechanism support for larger system-visible caches (AArch64 and AArch32). ARMv8.3-A architecture is now supported by (at least) the GCC 7 compiler.[29] In November 2017, ARMv8.4-A was announced. Its enhancements fell into these categories:[30][31][32] "SHA3 / SHA512 / SM3 / SM4 crypto extensions." I.e. optional instructions. Improved virtualization support.[33] Memory Partitioning and Monitoring (MPAM) capabilities. A new Secure EL2 state and Activity Monitors. Signed and unsigned integer dot product (SDOT and UDOT) instructions. In September 2018, ARMv8.5-A was announced. Its enhancements fell into these categories:[34][35][36] Memory Tagging Extension (MTE) (AArch64).[37] Branch Target Indicators (BTI) (AArch64) to reduce "the ability of an attacker to execute arbitrary code". Like pointer authentication, the relevant instructions are no-ops on earlier versions of ARMv8-A. Random Number Generator instructions - "providing Deterministic and True Random Numbers conforming to various National and International Standards". On 2 August 2019, Google announced Android would adopt Memory Tagging Extension (MTE).[38] In March 2021, ARMv9-A was announced. ARMv9-A's base set is all the features from ARMv8.5.[39][40][41] ARMv9-A also adds: Scalable Vector Extension 2 (SVE2). SVE2 builds on SVE's scalable vectorization for increased fine-grain Data Level Parallelism (DLP), to allow more work done per instruction. SVE2 aims to bring these benefits to a wider range of optional 64-bit Execution state, named "AArch64", and the associated new "A64" instruction set, in addition to a 32-bit Execution state, "AArch32", supporting the 32-bit "A32" (original 32-bit Arm) and "T32" (Thumb/Thumb-2) instruction sets. The latter instruction sets provide user-space compatibility with the existing 32-bit ARMv7-A architecture. ARMv8-A allows 32-bit applications to be executed in a 64-bit OS, and a 32-bit OS to be under the control of a 64-bit hypervisor.[1] ARM announced their Cortex-A53 and Cortex-A57 cores on 30 October 2012.[6] Apple was the first to release an ARMv8-A compatible core (Cyclone) in a consumer product (iPhone 5S). AppliedMicro, using an FPGA, was the first to demo ARMv8-A.[7] The first ARMv8-A SoC from Samsung is the Exynos 5433 used in the Galaxy Note 4, which features two clusters of four Cortex-A57 and Cortex-A53 cores in a big.LITTLE configuration; but it will run only in AArch32 mode.[8] ARMv8-A includes the VFPv3/v4 and advanced SIMD (Neon) as standard features in both AArch32 and AArch64. It also adds cryptography instructions supporting AES, SHA-1/SHA-256 and finite field arithmetic.[9] An ARMv8-A processor can support one or both of AArch32 and AArch64; it may support AArch32 and AArch64 at lower Exception levels and only AArch64 at higher Exception levels.[10] For example, the ARM Cortex-A32 supports only AArch32,[11] the ARM Cortex-A34 supports only AArch64,[12] and the ARM Cortex-A72 supports both AArch64 and AArch32.[13] An ARMv9-A processor must support AArch64 at all Exception levels, and may support AArch32 at EL0.[10] In December 2014, ARMv8.1-A,[14] an update with "[10] incremental benefits over v8.0", was announced. The enhancements fell into two categories: changes to the instruction set, and changes to the exception model and memory translation. Instruction set enhancements included the following: A set of AArch64 atomic read-write instructions. Additions to the Advanced SIMD instruction set for both AArch32 and AArch64 to enable opportunities for some library optimizations: Signed Saturating Rounding Doubling Multiply Accumulate, Returning High Half, Signed Saturating Rounding Doubling Multiply Subtract, Returning High Half. The instructions are added in vector and scalar forms. A set of AArch64 load and store instructions that can provide memory access order that is limited to configurable address regions. The optional CRC instructions in v8.0 become a requirement in ARMv8.1. Enhancements for the exception model and memory translation system included the following: A new Privileged Access Never (PAN) state bit provides control that prevents privileged access to user data unless explicitly enabled. An increased VMID range for virtualization; supports a larger number of virtual machines. Optional support for hardware update of the page table access flag, and the standardization of an optional, hardware updated, dirty bit mechanism. The Virtualization Host Extensions (VHE). These enhancements improve the performance of Type 2 hypervisors by reducing the software overhead associated when transitioning between the Host and Guest operating systems. The extensions allow the Host OS to execute at EL2, as opposed to EL1, without substantial modification.[15] A mechanism to free up some translation table bits for operating system use, where the hardware support is not needed by the OS. Top byte ignore for memory tagging.[16] ARMv8.2-A was announced in January 2016.[17] Its enhancements fall into two categories: Optional half-precision floating-point data processing (half-precision was already supported, but not for processing, just as a storage format). Memory model enhancements. Introduction of Reliability, Availability and Serviceability Extension (RAS Extension). Introduction of statistical profiling. The Scalable Vector Extension (SVE) is "an optional extension to the ARMv8.2-A architecture and newer" developed specifically for vectorization of high-performance computing scientific workloads.[18][19] The specification allows for variable vector lengths to be implemented from 128 to 2048 bits. The extension is complementary to, and does not replace, the NEON extensions. A 512-bit SVE variant has already been implemented on the Fugaku supercomputer using the Fujitsu A64FX ARM processor; this computer[20] was the fastest supercomputer in the world for two years, from June 2020[21] to May 2021.[22] A more flexible version, 2x256 SVE, was implemented by the AWS Graviton3 ARM processor. SVE is supported by GCC, with GCC 8 supporting automatic vectorization[19] and GCC 10 supporting C intrinsics. As of July 2020[update], LLVM and clang support C and IR intrinsics. ARM's own fork of LLVM supports auto-vectorization.[23] In October 2016, ARMv8.3-A was announced. Its enhancements fell into six categories:[24] Pointer authentication (PAC)[25][26] (AArch64 only), mandatory extension (based on a new block cipher, QARMv8[27]) to the architecture (compilers need to exploit the security feature, but as the instructions are in NOP space, they are backwards compatible albeit providing no extra security on older chips). Nested virtualization (AArch64 only). Advanced SIMD complex number support (AArch64 and AArch32); e.g. rotations by multiples of 90 degrees. New FICVTZS (Floating-point JavaScript Convert to Signed fixed-point, rounding toward Zero) instruction.[28] A change to the memory consistency model (AArch64 only); to support the (non-default) weaker RCpc (Release Consistent processor consistent) model of C++11/C11 (the default C++11/C11 consistency model was already supported in previous ARMv8). ID mechanism support for larger system-visible caches (AArch64 and AArch32). ARMv8.3-A architecture is now supported by (at least) the GCC 7 compiler.[29] In November 2017, ARMv8.4-A was announced. Its enhancements fell into these categories:[30][31][32] "SHA3 / SHA512 / SM3 / SM4 crypto extensions." I.e. optional instructions. Improved virtualization support.[33] Memory Partitioning and Monitoring (MPAM) capabilities. A new Secure EL2 state and Activity Monitors. Signed and unsigned integer dot product (SDOT and UDOT) instructions. In September 2018, ARMv8.5-A was announced. Its enhancements fell into these categories:[34][35][36] Memory Tagging Extension (MTE) (AArch64).[37] Branch Target Indicators (BTI) (AArch64) to reduce "the ability of an attacker to execute arbitrary code". Like pointer authentication, the relevant instructions are no-ops on earlier versions of ARMv8-A. Random Number Generator instructions - "providing Deterministic and True Random Numbers conforming to various National and International Standards". On 2 August 2019, Google announced Android would adopt Memory Tagging Extension (MTE).[38] In March 2021, ARMv9-A was announced. ARMv9-A's base set is all the features from ARMv8.5.[39][40][41] ARMv9-A also adds: Scalable Vector Extension 2 (SVE2). SVE2 builds on SVE's scalable vectorization for increased fine-grain Data Level Parallelism (DLP), to allow more work done per instruction. SVE2 aims to bring these benefits to a wider range of optional 64-bit Execution state, named "AArch64", and the associated new "A64" instruction set, in addition to a 32-bit Execution state, "AArch32", supporting the 32-bit "A32" (original 32-bit Arm) and "T32" (Thumb/Thumb-2) instruction sets. The latter instruction sets provide user-space compatibility with the existing 32-bit ARMv7-A architecture. ARMv8-A allows 32-bit applications to be executed in a 64-bit OS, and a 32-bit OS to be under the control of a 64-bit hypervisor.[1] ARM announced their Cortex-A53 and Cortex-A